Cache coherence protocol design using VMSI (Valid Modified Shared Invalid) states

Asst. Prof. Dr. Luma Fayeq Jalil , Asst. Prof. Dr. Maha Abdul kareem .H. Al-Rawi , Abeer Diaa Al-Nakshabandi

Abstract

We have proposed in this research the design of a new protocol named VMSI coherence protocol in the cache in order to solve the problem of coherence which is the incompatibility of data between caches that appeared in recent multiprocessors system through the operations of reading and writing. The main purpose of this protocol is to increase processor efficiency by reducing traffic between processor and memory that have been achieved through the removal of the write back to the main memory in the case of reading or writing of shared caches because it depends on existing directory inside that cache which contains all the data that represents a subset of main memory.

 

Download PDF File

10.21928/juhd.20170315.13

https://doi.org/10.21928/juhd.20170315.13

Index Terms— Cache coherence problem, snooping protocol, Directory-Based cache Protocols, VMSI, Cache Simulator, Shared memory, Multi processor, Dev. C++.